
Chapter 1 Overview 1
23802E—September 2000 AMD Duron™ Processor Data Sheet
Preliminary Information
1 Overview
The AMD Duron™ processor enables an optimized PC solution for
value-conscious business and home users by providing the
capability and flexibility to meet their computing needs for both
today and tomorrow.
The AMD Duron processor is the latest offering from AMD
designed for the value segment of the market. The innovative
design was developed to accommodate new and more advanced
applications, meeting the requirements of today’s most
demanding value-conscious buyers without compromising their
budget.
Delivered in a PGA package, the AMD Duron processor is the
new AMD workhorse processor for value desktop systems,
delivering the highest integer, floating-point and 3D
multimedia performance for applications running on x86
system platforms. The AMD Duron processor provides
value-conscious customers with access to advanced technology
that allows their system investment to last for years to come.
The AMD Duron processor is designed as a solid platform for
surfing the Internet, digital entertainment, and personal
creativity. In addition, it is engineered to enable superior
business productivity by delivering an optimized combination
of computing performance and value.
The AMD Duron processor features the seventh-generation
microarchitecture with an integrated L2 cache, which supports
the growing processor and system bandwidth requirements of
emerging software, graphics, I/O, and memory technologies.
The AMD Duron processor’s high-speed execution core includes
multiple x86 instruction decoders, a dual-ported 128-Kbyte
split level-one (L1) cache, a 64-Kbyte on-chip L2 cache, three
independent integer pipelines, three address calculation
pipelines, and a superscalar, fully pipelined, out-of-order,
three-way floating-point engine. The floating-point engine is
capable of delivering superior performance on numerically
complex applications.
The AMD Duron processor microarchitecture incorporates
enhanced 3DNow!™ technology, a high-performance cache
architecture, and the 200-MHz 1.6-Gigabyte per second
Kommentare zu diesen Handbüchern