
Chapter 4 Power Management 9
23802E—September 2000 AMD Duron™ Processor Data Sheet
Preliminary Information
4 Power Management
4.1 Power Management States
The AMD Duron™ processor uses multiple advanced power
states to place the processor in reduced power modes. These
power states are used to enhance processor performance,
minimize power dissipation, and provide a balance between
performance and power (see “Power Dissipation” on page 22
for more information). In addition, these power states conform
to the industry-standard Advanced Configuration and Power
Interface (ACPI) requirements for processor power states.
(ACPI is a specification for system hardware and software to
support OS-oriented power management.) Each state has a
specific mechanism that allows the processor to enter the
respective state. Figure 3 shows the power management states
of the AMD Duron processor. The figure includes the ACPI
power states for the processor, labeled as Cx.
Figure 3. AMD Duron™ Processor Power Management States
C1
Auto Halt
C0
Normal /
Full-On
Execute HLT and Special Cycle
SMI#, INTR, NMI, INIT#, RESET#
Incoming Probe
P
r
o
b
e
S
e
r
v
i
c
e
d
STPCLK# asserted
S
T
P
C
L
K
#
a
s
s
e
r
t
e
d
S
T
P
C
L
K
#
d
e
a
s
s
e
r
t
e
d
C2
Stop Grant
Incoming Probe
Probe Serviced
Probe
State
STPCLK# deasserted
Read PLVL2 register
C3
Sleep
S
T
P
C
L
K
#
a
s
s
e
r
t
e
d
S
T
P
C
L
K
#
d
e
a
s
s
e
r
t
e
d
R
e
a
d
P
L
V
L
3
r
e
g
i
s
t
e
r
Legend:
Hardware transitions
Software transitions
Note *
Note: The C1 to C2 transition by way of the STPCLK# assertion/deassertion is not defined for ACPI-compliant systems.
Kommentare zu diesen Handbüchern