
29
18522F/0—Jan1997 AMD-K5 Processor Data Sheet
PRELIMINARY INFORMATION
Figure 3. State Transition Diagram for Stop Clock State Machine
EADS
EADS
Upon completion of a state, return to the previous
state until the Normal state is reached.
Normal Execution
1.5x and 2x clocks
Main clocks enabled
Halt/Auto-Power-Down State
Digital PLL running
Primary inputs monitored
Main clocks enabled
Stop Grant State
Digital PLL Running
Primary inputs monitored
Main clocks disabled
Stop Clock Snoop State
Digital PLL running
Main clocks enabled
Run coherency cycle
Stop Clock State
Digital PLL disabled
Main Clocks disabled
Start clocking CLK input
Startup in approximately
1000 clocks
External CLK
stopped
Coherency
cycle complete
STPCLK
STPCLK negated
INTR, NMI, SMI
Halt instruction
STPCLK asserted
STPCLK negated
Coherency
cycle complete
Normal Execution Approx. 15 mA/MHz @ 3.3 V
Halt/Auto-Power Down State Approx. 10 mA total
Stop Grant State Approx. 10 mA total
Stop Clock Snoop State Approx. 15 mA/MHz @ 3.3 V
Stop Clock State Approx. 100 µA total
STPCLK asserted
Kommentare zu diesen Handbüchern