
49
18522F/0—Jan1997 AMD-K5 Processor Data Sheet
PRELIMINARY INFORMATION
Pipelining Timing
Diagrams
The timing diagrams in Figure 13 and Figure 14 illustrate pipe-
lining.
Figure 13. Pipelined Cacheable Data Cache Cycle into a Cacheable Instruction Cache Cycle
CLK
A31-A3
ADS
BE7-BE0
BRDY
CACHE
D/C
D63-D0
KEN
M/IO
NA
PWT
W/R
WB/WT
Read Read
Kommentare zu diesen Handbüchern