
73
18522F/0—Jan1997 AMD-K5 Processor Data Sheet
PRELIMINARY INFORMATION
Figure 26. Invalidation to Non-Modified L1 Cache Line
Figure 27. Invalidation to Modified Line in L1 Cache (Writeback Cycle)
Clock
Address
Data
ADS
BRDY
INV
EADS
AHOLD
HIT
HITM
Clock
Clock
Address
Data
ADS
BRDY
CACHE
W/R
HOLD
HLDA
EADS
INV
HITM
HIT
Clock
Kommentare zu diesen Handbüchern